

|
專利國別 |
美國 |
發表日期 |
2012-06-22 09:54:40 |
|
專利讓與 |
一、依據科技部中華民國103年03月12日科部產字第1030018549號辦理。 二、公告日:2014年03月21日(星期五)。 三、公告讓與期間:自公告日起3個月。 四、敬請有興趣辦理受讓之廠商,或對受讓申請程序有任何疑問者,聯繫研發處技術推廣中心洽談,電話:05-2720411轉16501、16504。 |
||
|
本校案號 |
P94002A |
||
|
專利名稱 |
處理指令集的方法與系統「METHOD AND SYSTEM FOR PROCESSING AN INSTRUCTION SET」 |
||
|
發明人 |
張榮貴、王紹洋 |
||
|
所屬院 |
工學院 |
提案單位 |
晶片系統研究中心 |
|
類型 |
發明 |
專利權人 |
國立中正大學 |
|
申請號 |
11/220,497 |
申請日期 |
2005-09-07 |
|
公開號 |
US 2007-0055849 A1 |
公開日期 |
2007-03-08 |
|
證書號 |
US 7,334,113 B2 |
核准日期 |
2008-02-19 |
|
國際分類號 |
G06F-015/00(2006.01) |
||
|
專利權期間 |
2005.09.07~2025.09.07(延長144天至2026.01.29) |
||
|
專利摘要 |
The present invention provides a method and system for processing an instruction set, which can be applied to compress the operation part of a sequence of instructions in the instruction set and to perform the corresponding decompression. Upon the compression, the sequence of instructions is divided into a operation part and a register part, then recursively compress consecutive instructions with two operation codes that emerge repeatedly in the sequence of instructions until no further compression can be performed. The compression leads to form a binary tree which constitutes of nodes corresponding to the original operation codes or the ones derived from them in the recursive compression process. Furthermore, a pre-fetch mechanism is used in the present invention to promote the performance upon decompression. According to standard tests performed with SPEC 2000, DSPstone, Mediabench, and MPEG4 benchmarks on the basis of the ARM instruction set, a code size reduction of 33% on average with a decompression overhead of only 3% can be reached. |
||
|
圖示 |
|||

