|
專利國別 |
美國 |
發表日期 |
2012-08-14 15:08:31 |
|
本校案號 |
P100057A |
||
|
專利名稱 |
可配置化階層式無逗式里德所羅門解碼電路及方法「CONFIGURABLE HIERARCHICAL COMMA-FREE REED-SOLOMON DECODING CIRCUIT AND METHOD THEREOF」 |
||
|
發明人 |
朱元三、陳奕任、黃佳盈、李奇芳 |
||
|
所屬院 |
工學院 |
提案單位 |
晶片系統研究中心 |
|
類型 |
發明 |
專利權人 |
國立中正大學 |
|
申請號 |
12/423,897 |
申請日期 |
2009-04-15 |
|
公開號 |
0 |
公開日期 |
2010-01-10 |
|
證書號 |
US 8,166,377 B2 |
核准日期 |
2012-04-24 |
|
國際分類號 |
H03M-013/00(2006.01) |
||
|
專利權期間 |
2009.04.15~2029.04.15(延長647天至2031.01.22) |
||
|
專利摘要 |
The present invention discloses a configurable hierarchical comma-free Reed-Solomon decoding circuit and a method thereof. The design is based on an original hierarchical parallel architecture which not only completes a decoding process faster than conventional decoder, but also utilizes less hardware to perform various algorithms with less power consumed. The architecture of the present invention has higher decoding rate than the conventional systolic architecture by a cycle ratio of 22 to 94. Further, the present invention does not require the use of ROM to store 64 sets of codewords and uses logic gates less than one fourth of the logic gates than conventional systolic architecture. As a result, the circuit of the present invention occupies less area than the conventional architecture. The circuit of the present is also configurable for different applications, so it can always find an optimal compromise between speed and power consumption for various decoding requirement. |
||
|
圖示 |
|||
